

FIG. 1





FIG. 2

00000000000000000000000000000000



F I G. 3

000220" 11232550




FIG. 4




FIG. 5

000000" 4F 200550




FIG. 6




FIG. 7

000220" 4T 202560




FIG. 8


```

graph LR
    Input1[+D_BR_JAR<0>] --> LATCH
    Input2[+RSBR_31BIT_ADRS_MODE] --> LATCH
    LATCH --> Output[61]

```

+D_BR_IAR<0>




FIG. 10


[illegible]

FIG. 12